Announcements
IMPORTANT: Cypress Developer Community is transitioning on October 20th. To learn more and be prepared for this change, check out our latest announcement.
cancel
Showing results for 
Search instead for 
Did you mean: 

PSoC Creator & Designer Software

ETRO_SSN583
Esteemed Contributor

In the PSOC 4 datasheet the CM input range for SAR is stipulated as

   

Vss to Vdda, should it be Vssa to Vdda ?

   

 

   

Also in TRM no discussion mentioned if SAR is a R ladder solution. Reason

   

I ask is the linearity specs are only speced for Vref >= 1 V, but if architecture

   

is R ladder one would think much lower Vrefs would still experience the same

   

linearity performance ? Or is this related to switch performance in the ladder

   

mux to decision comparator ?

   

 

   

Regards, Dana.

0 Likes
2 Replies
DennisS_46
Employee

Dana:

   

1. re VSS vs VSSA, you found a typo. It should indeed be VSSA as this agrees with the TRM and other documentation.

   

2. The SAR ADC is not a resistive ladder, it a multiple-level switched capacitor type.

   

---- Dennis

0 Likes
ETRO_SSN583
Esteemed Contributor

There is another problem in the datasheet, no mention in

   

absolute max ratings the relationship between Vdda and Vdd

   

nor Vssa and Vss.

   

 

   

That should be added.

   

 

   

Thanks seg.

   

 

   

Regards, Dana.

0 Likes