Announcements
IMPORTANT: Cypress Developer Community is transitioning on October 20th. To learn more and be prepared for this change, check out our latest announcement.
cancel
Showing results for 
Search instead for 
Did you mean: 

PSoC 5, 3 & 1

Anonymous
Not applicable

 Hello ALL

   

I was going through the SPI datasheet and near TX and RX status register part i found this word "Sticky bits"

   

What are sticky bits

0 Likes
4 Replies
Bob_Marlowe
Expert II

Sticky bits keep their value when they changed to logical 1 as long until the status-register is read by the CPU. This is very important when the sticky bit is generating an interrupt, it has to be cleared within the isr. Otherwise the interrupt handling will not function properly.

   

 

   

Bob

0 Likes
Anonymous
Not applicable

 Thanks, Bob. Clear and concise.

0 Likes
Bob_Marlowe
Expert II

Alex, welcome in the forum and in the fascinating world of PSoCs!

   

Nice to see that you found this two-year old post of mine 😉

   

Can I help you with something more actual?

   

 

   

Bob

0 Likes
ETRO_SSN583
Esteemed Contributor

From the TRM

   

 

   

Sticky Status, with Clear on Read

   


In this mode, the status register inputs are sampled on each
cycle of the status and control clock. If the signal is high in a
given sample, it is captured in the status bit and remains
high, regardless of the subsequent state of the input. When
the CPU or DMA reads the status register the bit is cleared.
The status register clearing is independent of mode and
occurs even if the UDB clock is disabled; it is based on the
bus clock and occurs as part of the read operation.

   

 

   

Regards, Dana.

0 Likes