- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am trying to implement a comparative analysis of subjected control methods for my bi-directional dc-dc converter. I came to know about opamp implementation through an example from document AN76439(related image is attached).
But, there are two other methods to complete the same task without using op-amps i.e. FPGA and DSP(TMS320C200 by TI). I want to implement both of these methods on PSoC independently in order to check their performance.
So, my question is that, is there any project or doc related to implementation of feedback-compensation control method using MCU(ARM-Cortex) and using UDB's or Verilog.
- Labels:
-
PSoC 5LP
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
muhammad, PSoC5 and TMS320C200 are in different weight categories, and PSoC5 does not have real FPGA. I believe that about 100kHz feedback loop is possible with PSoC5, but have not seen any implementation so far.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Well, the loop is 20kHz. I got few online tutorials not related to PSoC but generally applicable to FPGA and MCU's (see the link below) implementation. I will try to implement it. I do have a question according to algorithm mentioned in link below. According to your experience with PSoC, will there be any chances of performance difference between two implementations? One will be in C code by utilizing PSoC 5LP's MCU and other with Verilog utilizing UDB's. Thanks in advance, waiting for your kind reply.
http://www.controlsystemslab.com/doc/b4/pid.pdf
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for such a well articulated response.
The library you mentioned will help me to perform floating point math while implementing PID?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
CMSIS library has both float and fixed math (Q-numbers) implemented, so you can find right balance between accuracy and speed.
link to CMSIS
Also your 'dsplib' article gives a generic PID algorithm, to read more about PID control algorithm implementation in FPGA look at this article (up to 11 MHz loop speed):
http://www.embedded.com/design/configurable-systems/4212241/Case-Study-of-PID-Control-in-an-FPGA-
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Stay Blessed 🙂