Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
Warning: sta.M0021: project_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_1(FFB)" to "CyHFCLK". See the timing report for details.
This warning is not an error in my design, as I know that the data is stable for the time period that I am registering it. I'd like to have permanently ignore this warning, so it doesn't show up on every build.
Is there a timing constraints file (like those found in FPGA tools) or other method that I can have the tools ignore this path?