R/B pins for the CY7C68023
Anonymous
Not applicable
Mar 28, 2011
02:30 AM
- Subscribe to RSS Feed
- Mark as New
- Mark as Read
- Bookmark
- Subscribe
- Printer Friendly Page
- Report Inappropriate Content
Mar 28, 2011
02:30 AM
Question: What is the functionality of multiple R/B pins in CY7C68023?
Answer:
The NX2LP has two R/B pins to support a protocol known as "interleave". This allows the NX2LP to work with a different NAND flash chip (or die in a chip) while another is busy. When interleave is not used (almost all cases), both of the R/B signals on the NX2LP need to be tied together so that proper ready/busy operation is detected.
Rate this article:
Contributors
-
This widget could not be displayed.Anonymous