Announcements
IMPORTANT: Cypress Developer Community is transitioning on October 20th. To learn more and be prepared for this change, check out our latest announcement.
cancel
Showing results for 
Search instead for 
Did you mean: 

Knowledge Base Articles

Optimizing SPI bus transactions

Anonymous
Not applicable

Optimizing SPI bus transactions

Question: Do you have any suggestions for optimizing SPI bus transactions?

 

Answer:

The Receive ISR typically requires reading the Receive Interrupt Status, Receive Data and Receive Valid registers. These registers are consecutive allowing burst reads (using the auto-increment bit in the SPI address). Using the burst read method reduces the SPI transaction from six bytes to four (writing the address of the Receive Interrupt Status Register followed by reading the Receive Interrupt Status, Receive Data and Receive Valid). If the Valid Data bit is set in the Receive Interrupt Status Register all eight bits in the Receive Data are valid; therefore it is unnecessary to read the Receive Valid Register, reducing the SPI transaction to three bytes.

0 Likes
Version history
Revision #:
1 of 1
Last update:
‎Dec 19, 2008 12:00 AM
Updated by:
Anonymous
 
Contributors