Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
Question:In the Emb_host firmware and in the source code given by "SL811HS/SL811HST Application Notes" at page 27 register 0x05 is being written with 0x05, which means a reserved bit is being set, why?
The Control Register (address 0x05) is defined as shown below (see data sheets for more information):
SL811HS - Host
SL811HS - Slave
USB Engine Reset
J-K Force state bit 0
J-K state force
J-K Force state bit 1
In the referenced documents the writer was setting bit 2, but as can be seen in host mode this bit has no meaning. While the application note mentioned is from an obsolete development kit and is a good source of information, it should be used with caution because several errors have been found in it. It does not hurt to set the Reserved bit in Host mode but in practice it should be set to 0. Note that when operating in Slave mode this bit does have a meaning in regards to the DMA operation. Another thing to note is that the SL811HS errata mentions issues with regards to DMA operation so even in Slave mode DMA is not recommended.