Please make sure you are using the latest Verilog model available in our website for simulation.
Latest model is available at: https://www.cypress.com/documentation/models/verilog/s27kl0641-s27ks0641-verilog .
Are you using SDF file for simulation? If not, please use SDF file and see if you are still facing this issue.
Thanks and Regards,