1 of 1 people found this helpful
I am assuming you are talking about CY8CMBR3108 (MBR3).
MBR3 chips has deep-sleep mode to reduce the power consumption. The I2C communication is used to wake-up the MBR3 chip and MBR3 chip returns a NACK to the I2C communication.
It is described in the datasheet as follows.
The CY8CMBR3xxx controller is expected to NACK the address match event if it is in the low-power state (during any of the operational states – Deep Sleep, Look-for-Touch, Look-for-Proximity, or Active). The controller wakes up from the low-power state on an address match but sends NACK until it transitions into the Active state and, on for the first transaction, in the active state. When the device NACKs a transaction the host is expected to retry the transaction until it receives an ACK.
So, please try to send a dummy I2C transaction to wake-up the MBR3 chip, then send READ and/or WRITE I2C packets.