We found an Application Note (AN88889) on CYPRESS website, which describes architecture of the CYPRESS 65 nm SRAM technology with ECC embedded, like the two references CY7C1041G30 and CY7C1041GE30. So we wonder if the architecture of the CY7C1041GN30 is partially the same as the others references like CY7C1041G30 and CY7C1041GE30.
If yes, it could explain the results of our radiation tests. Could you give us some information about this?
Thanks for your Interest on our request.
Bit Interleaving architecture is used in all 65 nm SRAMs. CY7C1041GN30 also makes use of this architecture.
Internally, the SRAM uses a buffer for read and write operations. CY7C1041GN30 also uses a buffer. There is no hamming code implementation/ or Embedded ECC on CY7C1041GN30.