Hi Cypress Team,
there is a small syntax error in the Verilog module of GlitchFilter_v2_0. It is triggered when signal width >1 and "Bypass filter at Logic on/zero" is selected.
Attached patch will fix this.
Thanks for providing the solution to the community. We will look into this and take necessary steps.
Happy Designing !