The cycle time to Read from Internal Flash to SRAM using MCU or DMA depends on the rate at which SYSCLK is working, if it is more the the speed increases and vice versa.
Clarification how many system clock cycles; SYSCLK; to read from flash?
1: M4 CPU core for a single word of data, then for additional words of data, assume a single thread and no interruptions?
2: Using the DMA assuming the DMA channel has been configured except for the source address pointer. Set source pointer address and then trigger DMA transfer.
Looking for the fastest options in number of SYSCLK cycles.
1 of 1 people found this helpful
Thanks for the reply but this is not what was being asked. I already was aware of how to change the SYSCLK setting via creator and also via API's. The question was and still is how many SYSCLK cycles are required to execute the code via MCU software control and also via hardware DMA transfer to move a Block of data from Flash to SRAM.
I a number of MCU TRM's there are details on the specific number of clock cycles required to move data from Flash to SRAM.
This is normally optimized to reflect the most efficient memory block transfer size. This is the data we are looking to understand.