3 Replies Latest reply on Aug 19, 2019 11:43 PM by YatheeshK_36

    GPIF to AXI

    KaRa_4407801

      Hello,

      I need to implement a GPIF slave in a Xilinx FPGA. The FPGA will receive the transactions via the TGIF interface and access different Xilinx IPs.

       

      I have 2 questions:

      1. Is there a FPGA example design for that?

      2. I will need to have a bridge to go from TGIF to AXI, does Cypress has an application note on how to do that?

       

      Thank you,

      Kate

        • 1. Re: GPIF to AXI
          YatheeshK_36

          Hello,

           

          Sorry to say that are no example projects where FX2LP is interfaced to FPGA in GPIF mode and AN's explaining configuration on the FPGA side as a slave.

          Please refer to AN63620 which uses GPIF to configure the FPGA. Once the FPGA is configured then the mode is switched to slave FIFO mode.

          AN61345 implements interface between FX2LP and FPGA where FX2LP is in slave FIFO mode.

          AN84868 uses FX3 to configure the Xilinx FPGA using GPIF II.

           

          Best Regards,

          Yatheesh

          • 2. Re: GPIF to AXI
            KaRa_4407801

            Thanks for the info.

            So the usual use case that is documented is where the FPGA is the master?

             

            Also, there are no use cases where GPIF is translated to AXI?

            • 3. Re: GPIF to AXI
              YatheeshK_36

              Hello,

               

              FX2LP is mostly used in slave FIFO mode where FPGA acts as a master.

              Sorry to say that there are no examples where GPIF is translated to AXI.

               

              Best Regards,

              Yatheesh