1 2 Previous Next 19 Replies Latest reply on Sep 13, 2018 10:44 AM by ZhiF_31

    S25FL256S and Quartus

      I am attempting to configure the S25FL256S as a boot/configuration flash for a Intel Cyclone V FPGA. 

       

      The normal flash programmer does not work (Device ID mismatch). 

       

      I found the AppNote AN98558 and built the system to match the AppNote.

       

      After programming the SOF file created by Quartus, I get the following from the nios2-flash-programmer program....

       

      $ nios2-flash-programmer --epcs --base=0x120000 --debug -c "USB-Blaster [USB-1]

      "

      Reading override file "C:/bin/altera/13.1/nios2eds/bin/nios2-flash-override.txt

       

       

      Reading override file "C:/bin/altera/13.1/nios2eds/bin/nios2-flash-override.txt

      "

      Using cable "USB-Blaster [USB-1]", device 1, instance 0x00

      Resetting and pausing target processor: OK

      Processor data bus width is 32 bits

      Looking for EPCS registers at address 0x00120000 (with 32bit alignment)

        Initial values: 00000000 00000000 6123D6E8 0000000F 00000000 00000000

        Not here: reserved fields are non-zero

      Looking for EPCS registers at address 0x00120100 (with 32bit alignment)

        Initial values: 00000000 00000000 6123D6E8 0000000F 00000000 00000000

        Not here: reserved fields are non-zero

      Looking for EPCS registers at address 0x00120200 (with 32bit alignment)

        Initial values: 00000000 00000000 6123D6E8 0000000F 00000000 00000000

        Not here: reserved fields are non-zero

      Looking for EPCS registers at address 0x00120300 (with 32bit alignment)

        Initial values: 00000000 00000000 6123D6E8 0000000F 00000000 00000000

        Not here: reserved fields are non-zero

      Looking for EPCS registers at address 0x00120400 (with 32bit alignment)

        Initial values: 00000000 00000000 6123D6E8 0000000F 00000000 00000000

        Not here: reserved fields are non-zero

      No EPCS registers found: tried looking at addresses

           0x00120000, 0x00120100, 0x00120200, 0x00120300 and 0x00120400

      Leaving target processor paused

       

      Also, when putting a o-scope on the flash, there is no toggling of the I/O there.

       

      We know that the I/O of the FPGA are connected correctly because on power-on we see the flash respond with the correct RDID value.

       

      Any ideas on how to get this working?

       

      Thanks!

      Mike

        1 2 Previous Next