You need to disable debugging for the project to reduce current consumption. In "System" view change "Debug Select" to "GPIO".
1 of 1 people found this helpful
Things that draw current while in deep-sleep mode:
Pin outputs (depending on configuration)
Clocks (if running)
WDT (almost unnoticeable from what I've seen empirically)
ADC and other peripherals that may not have been put into "Sleep" mode for deep sleep.
Debug selection (as bob.marlowe stated)
Thanks. I will give these suggestions a try.
No luck so far. But there are some improvements. I am now seeing a current draw of about 600uA. Still a far cry from the documented sub-2uA, but certainly much better...
I have tried setting the Debug Select to "GPIO" which has not resolved the issue.
I have the build mode set to release in case that has any effect:
I am now setting the LED drive modes to:
I am setting the drive mode on the CPD and CPS pins to High-Z as well now. I am not sure if this is contrary to what is required however.
I am disabling the ECO clock now before sleep.
Being that the LEDs are the only components on the board, I decided to remove it. Oddly that has brought the power consumption to an acceptable 4uA. I have never had an LED cause an issue like this before and it is the same circuit and components I use with other Cypress chips:
GPIO ---- 330 Ohm resistor ---- Red LED ----- GND
Any thoughts on that one? I figured the High-Z mode would have resolved that issue.
Interestingly, it seems that when I place the LED drive pins into High-Z mode is when I see the higher current consumption. If I leave them in Strong mode, the consumption is around 4uA.
Operating them in Strong mode results in 4uA current draw when the LEDs are off. (GOOD)
Operating them in Pull up/down results in 4uA current draw when the LEDs are off. (GOOD)
Operating them in Open-Drain drives high results in > 300 uA in current draw when the LEDs are off. (BAD)
Operating them in Digital High-Z results in > 300 uA in current draw when the LEDs are off. (BAD)
Operating them in Analog High-Z results in 4uA current draw when the LEDs are off (GOOD)
Any thoughts as to why this would be the case?
In case of Digital High-Z mode the pin has buffer which will be the cause for leakage current. Configuring all unused GPIOs to Analog HI-Z unless there is a specific reason to use a different drive mode will be the good practice.
For more details of GPIO pins please refer PSoC® 4 and PSoC Analog Coprocessor – Using GPIO Pins.