Some details: The master is a FPGA, It reads data from FX3 using the DMA_ready flag. At the moment it's only a reading test. The FPGA reads "correctly" with an offset in some bits.
I removed the J5 jumper and all signal are correct. So it is recomended not connect the jumper if don't work with the SRAM