This content has been marked as final. Show 2 replies
Thank you for answering my question.
I am working on an An61345 code, but it will not work.
Can I use the Slave FIFO mode in the FPGA to load the source that transfers data to the PC?
Sang gyu, Park