1 Reply Latest reply on Feb 11, 2018 8:21 PM by anks

    delay in verilog

    rose9895261782_3138621

      Is there any option to produce 500 ms delay in psoc by using verilog without giving clock as input signal