This content has been marked as final. Show 5 replies
My state machine (attached) seems to be a valid (at least build is ok) but when I try to view timing scenario created before after 5 seconds of freeze I get an error "Invalid state machine path for the simulation". Problem is in condition !DMA_RDY_TH1 from WRITE_DATA state, if I change it to FW_TRG simulation works ok. Similar problem was described here http://www.cypress.com/?app=forum&rID=72957 but got no responses.
Is this behaviour a GPIF2 Designer bug or it is an error in my state machine? Thank you.