Do you mean that FPGA expects both address and data at the same time? If so, Is it possible for you to change the configuration in FPGA?
I mean use a same bus line both address and data. for example, odd clocks are address in bus line and even clocks are data in bus line.
Is this thread end with no solution???
Hello?? Hello?? There is no one??