3 Replies Latest reply on Jan 12, 2012 1:10 AM by frnec_282526

    Verilog in PSoC3 - Sharing Variables



      So I'm trying to have code set some variables(an array,to be specific) in a verilog file,and the verilog code will then process that data,and clock out that processed data.How do I go about doing so?