I would posit it sets thebit/packet timing Slave uses to generate
responses to Master. Also to handle clock streteching if needed.
It also affects the clocks defined by the (internally used) I2C component. The data rate defines an over-sampling rate (32 for 50kHz, 16 otherwise), which in turn defines the clock needed by the component.