2 Replies Latest reply on Aug 5, 2013 8:35 AM by babu.borusu

    IO-standard  and resistance QDRll+

    babu.borusu

      Hi

         

         I want to know the connection  of the resistance between the memory and FPGA. how the resistance are placed and connected to each other.

         

      Thanking you