This content has been marked as final. Show 3 replies
Please look at this article, 13/Oct P5LP_DDS.()...zip file
It is use Control register and Status register for passing 8bit data to Verilog module.
Look component TAB, DDS.cysch file,
DDsCore is the Veriog module.
It's not use data_path however,
This handy way is doable what you want to.
Can it help you?