I couldn't find any timing information (number of clock cycles) for a single byte DMA transfer. How many clock cycles are needed between drq and nrq whwn one byte is transferred from ADC output register to control register?
If you go to architecture TRM (Technical Referenece Manual) there is a
discussion on computing cycles it takes to do a DMA transfer in the
PHUB and DMAC section.
Retrieving data ...