You just have to read from the appropiate register. For register naming in verilog components look into the "Component Authors Guide" chapter 6.4
Thank you! I suspected it was possible but didn't know where to find the information about the exact naming of the registers. This is exactly the kind of thing I've been looking for.