Sounds like baud rate changed ? Would a clean and build recalculate
the divisors ? Not sure.
Can you see bit timing changed with a scope ?
I would suggest to check the clock accuracy in the clock view of the .cydwr-file. This may show different values for different system clock settings.