- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi All,
Im looking at using a PSOC5 in a new project , and spent a wek or so reading up, and writing test apps. Got an idea now how most things (that I need ) can be done, but not DMAing or FIFO filling a data latch input of more than 8 bits ( using Dtype and status register) say up to 32 bit.
Has somebody created such a component? I would have thought it would be a useful addition to the components library
No doubt there will be lots more posts when I discover what I thought I understood is wrong!!
Many thanks
Steve
Solved! Go to Solution.
- Labels:
-
PSoC 5LP
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
stevewidg,
Take a look on FIFO buffer example in PSoC Sensei blog (and many other educational examples there)
http://www.cypress.com/blog/psoc-sensei-blog?tid=All&date_filter[value]&page=1
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You will need to combine 4 UDBs to form a 32 bit wide component that you can access trough DMA. A job to program in verilog.
Bob
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks Bob,
I was sorta afraid thats what you would say. I'm new to PSOC and that sounds like a pretty steep learning curve for newbie. A generic data latch sounds like a fairly standard component to want to me.
Once again thanks Bob.
Steve
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
stevewidg,
Take a look on FIFO buffer example in PSoC Sensei blog (and many other educational examples there)
http://www.cypress.com/blog/psoc-sensei-blog?tid=All&date_filter[value]&page=1
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks Odissey1,
That looks like it will do the job, though looks like can only do 16 bit transfer due to DMA limit.
How come Cypress havent icorporated this in standard Library.
Regards
Steve
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Please check post by KeerthiRocks and updated FIFO project to capture 8 / 16 bit data parallely and buffer to a depth of level 4.
http://www.cypress.com/forum/psoc-5-architecture/fifo-sample-8-or-16-bitparallel-inputs
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
There might be other ways to implement what you want.
- What is sitting on the outside of the PSoC and feeding it with data? A control signal will surely be provided to indicate valid data.
- What are you now going to do with the 32 bit Item?
Bob
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Bob,
Its data logging of totally independent inputs, no valid indicator available, which I want to control with either an internal clock up to as high a rate as can be achieved, or an external clock, then send a largish packet ( say 16KB+) of this down USB to be examined by a PC. For my current requirements I only need 16 bit transfer, I thought any solution would be up to 32 bit wide.
I don't know what the maximum burst data rate would be with PSOC5 , but the PSOC3 FIFO said it required 9 clocks per sample so under 10MHZ Is this correct?
Regards
Steve
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
maximum burst data rate What do you mean with that?
FIFO said it required 9 clocks per sample Which FIFO, what are you sampling with??
You can have a clock for an input pin. look at pins datasheet page 23. Values from port can be transfered by a DMA channel.
Bob