If you are keeping the BusClock to a low frequency and configure the MasterClock to higher value then this is possible. If already the BusClock is very high, then this will not be possible.
You could setup a DMA, triggered from a clock, that stores a sample of the signal (captured by a status register) into memory.
This is exactly what I was looking for. Thank you hli.