- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
We have a component on the I2C bus which requires about 60us delay from SCL and SDA line pull down until clock and data begin to send. How is this possible to configure?
Solved! Go to Solution.
- Labels:
-
BLE
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Program the ss-line yourself. Before each transaction pull your ss-line low and manage your delay using CyDelay(). When transaction is finished (there is an API to check with) release (set to high) the ss-line again.
Bob
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Program the ss-line yourself. Before each transaction pull your ss-line low and manage your delay using CyDelay(). When transaction is finished (there is an API to check with) release (set to high) the ss-line again.
Bob
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Which API?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
What command pulls the ss-line high or low?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Because it is your ss-line a simple pin_write(0) will pull the signal low.
For the API, search in I2C datasheet for the status. Since there are more than one different I2C implementations I cannot tell which.
Bob
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Still a bit unclear as to how to toggle ss-line?