The address pins (A) in Sync NoBL SRAMs can be assigned to any address bit in any order. Two address inputs (A0) and (A1) connect to the linear burst counter and must be connected to the lower order address bits.
The data pins (DQ) also can be assigned in any order, but they must adhere to a Byte Enable grouping. These pins are grouped by letter DQa, DQb, DQc, or DQd that corresponds to BWa, BWb, BWc, and BWd.
The parity pins (DQP), if present, are grouped with the data pins (DQ) as DQPa, DQPb, DQPc, and DQPd. These are simply extensions of the data pin group and are also controlled by the corresponding group Byte Enable.
Many thanks for your great answer.
Please let me ask you more questions if I have them in the future.