cancel
Showing results for 
Search instead for 
Did you mean: 

WICED Studio Wi-Fi Combo

New Contributor II

Hi. We have custom board with CYW43907 chip. Communication error had occurred when we tried connect to device with J-Link: "Error: Cortex-A/R (connect): Communication error when trying to read IDR of AP[0]."

Please help with this issue.

CYW_Jtag_Err1.png

0 Likes
Reply
1 Solution
Moderator
Moderator

hello:

Do you have chance to change VDDIO to 3.3v for a try ?  if 3.3V is ok, we can focus the debug to the voltage setting with J-link. 

View solution in original post

8 Replies
Moderator
Moderator

hello:

     If you are using Jlink Segger, please check this thread for the connection and configuration.

Downloading and debugging CYW43907 using Jlink Segger

then check the possible reason of failure from this link.

J-Link cannot connect to the CPU - SEGGER - Support Wiki

0 Likes
Reply
New Contributor II

Hi. Thanks. But it is not problem with J-Link. It works fine with CYW943907AEVAL1F board.

0 Likes
Reply
Moderator
Moderator

hello:

Do you mean your J-link+ CYW943907AEVAL1F works fine.

but your J-link + your 43907 board has communication errors.

0 Likes
Reply
New Contributor II

Yes.

0 Likes
Reply
Moderator
Moderator

Hello:

  if so, I think your environment should be no problem,   kindly check the hardware connections by comparing with our EVB system, thanks.

0 Likes
Reply
New Contributor II

We have similar design with EVB, except VDDIO and VDDIO_SD is 1.8 V.

0 Likes
Reply
Moderator
Moderator

hello:

Do you have chance to change VDDIO to 3.3v for a try ?  if 3.3V is ok, we can focus the debug to the voltage setting with J-link. 

View solution in original post

New Contributor II

Problem resolved with new board revision. Thanks to all)