- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi. We have custom board with CYW43907 chip. Communication error had occurred when we tried connect to device with J-Link: "Error: Cortex-A/R (connect): Communication error when trying to read IDR of AP[0]."
Please help with this issue.
Solved! Go to Solution.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hello:
Do you have chance to change VDDIO to 3.3v for a try ? if 3.3V is ok, we can focus the debug to the voltage setting with J-link.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hello:
If you are using Jlink Segger, please check this thread for the connection and configuration.
Downloading and debugging CYW43907 using Jlink Segger
then check the possible reason of failure from this link.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi. Thanks. But it is not problem with J-Link. It works fine with CYW943907AEVAL1F board.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hello:
Do you mean your J-link+ CYW943907AEVAL1F works fine.
but your J-link + your 43907 board has communication errors.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello:
if so, I think your environment should be no problem, kindly check the hardware connections by comparing with our EVB system, thanks.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
We have similar design with EVB, except VDDIO and VDDIO_SD is 1.8 V.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hello:
Do you have chance to change VDDIO to 3.3v for a try ? if 3.3V is ok, we can focus the debug to the voltage setting with J-link.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Problem resolved with new board revision. Thanks to all)