Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
I had read the DVK description as well as the AN76405. Both documents describe that the MISO and MOSI lines in SPI boot mode should not be connected to a pull up resistor. I do not know if it will work when I have connect those pins also to a FPGA I/O? Can anybody tell me a specifically description of the behaviour of MOSI and MISO lines.