cancel
Showing results for 
Search instead for 
Did you mean: 

USB Superspeed Peripherals

Anonymous
Not applicable

How to get the Slave FIFO PIN map from CYUSB3KIT-003 ?
I'd like to test by using slave fifo mode with my FPGA board on CYUSB3KIT-003.
I've already check from here http://www.cypress.com/file/136056/download?

   

It does not present anything about port map for slave fifo mode of my CYUSB3KIT-003 board.

   

How do I figure out the pin map for slave fifo mode on CYUSB3KIT-003 board?

   

I want to know where SLCS#(in Slave FIFO mode) pin is mapping on the CYUSBKIT-003 board, also the other pins(in Slave FIFO mode), also too.
 

0 Likes
3 Replies
Anonymous
Not applicable

Hi,

   

There is a project provided along with the slavefifo sync application note (an65974). FX3 firmware, FX3 State Machine and FPGA projects are present in the provided project.

   

To view the pin map, please open the state mahcine project using the GPIF II Designer tool which is provided along with FX3 SDK.

   

You can download the projects from this page:

   

http://www.cypress.com/documentation/application-notes/an65974-designing-ez-usb-fx3-slave-fifo-inter...

   

Regards,

   

- Madhu Sudhan

0 Likes
Anonymous
Not applicable
        Thanks I got it   
0 Likes
prc_1505996
Contributor

SLCS#- CTL[0] Pin K8

0 Likes