- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I check most of example code know GPIF can input a clock as reference. Does GPIF have a PLL(phase lock loop) let user can program and output to other device as a reference clock?
Thanks.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I found just sync slave fifo can output a clock. In GPIF2 designer seems output a clock when I select the clock setting as "internal" clock source. But in my design, I want output a lower frquency clock to device and receive a higher frequency as a sync reference clock.
Thanks.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
GPIF II accepts an interface clock (PCLK) from the external device upto 100MHz.
Or GPIF II can provide a clock upto 100MHz to the external devices.
This can be changed in the GPIF II designer as shown below:
If you want to change the clock value you can do that by changing pibClock.clkDiv value.
Thanks,
sai krishna.