cancel
Showing results for 
Search instead for 
Did you mean: 

USB Superspeed Peripherals

dilic_2635671
Contributor

Hi,

We are using GPIF II to connect to our FPGA board with high speed parallel cable. We are sending 32-bit counter from our FPGA board for testing. There were some error data received on the host PC side with the value increased by 4 instead of 1 from FPGA. We were trying different value for the FLAGA watermark value using following function. The only way we can have it correct is using watermark value 3 as listed below.

    CyU3PGpifSocketConfigure (0,CY_U3P_PIB_SOCKET_0,3,CyFalse,1);

Right now we are switching to real data from component instead of FPGA test data, now we are seeing the failure again using the same firmware.

So my question is "how do we configure the CyU3PGpifSocketConfigure() function?" Is the failure actually something to do with this function or watermark?

Thanks,

Dick

0 Likes
1 Solution
ManaskantD_51
Employee

Please refer to the section 8.3 General Formulae for using Partial Flags from the Application note AN65974. You can get this app note from the link www.cypress.com/AN65974.

View solution in original post

0 Likes
1 Reply
ManaskantD_51
Employee

Please refer to the section 8.3 General Formulae for using Partial Flags from the Application note AN65974. You can get this app note from the link www.cypress.com/AN65974.

View solution in original post

0 Likes