- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
in the "HowToInterfaceMIPI.pdf" document you say that the maximum supported PCLK is 100 MHz.
We have a raw12 data format with 4 data lanes and maximum data rate of 400Mbit/s at each lane transferred using the CSI2 interface.
Is it possible to configure the MIPI CSI2 controller so that we can transmit our data in parallel over the GPIFII interface using a bus width of 24bit?
Thanks in advance!
Solved! Go to Solution.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
In addition to GPIF II bus width change (to 24 bit), you have to change the data format in CyU3PMipicsiSetIntfParams() as CY_U3P_CSI_DF_RGB888 to transfer the video data through 24 bit parallel bus.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes, you can!
You need to set the macro GPIF_BUS_WIDTH to CY_U3P_MIPICSI_BUS_24 in cycx3_uvc.h file of your project.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Great. How will the data be aligned then?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
2 pixel data will be sent in one clock cycle through the parallel GPIF II interface.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
In addition to GPIF II bus width change (to 24 bit), you have to change the data format in CyU3PMipicsiSetIntfParams() as CY_U3P_CSI_DF_RGB888 to transfer the video data through 24 bit parallel bus.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you for your support