USB low-full-high speed peripherals Forum Discussions
text.format{('custom.tabs.no.results')}
Hello,
My apology for writing in Japanese.
CYUSBS234評価ボードに対し、添付画像のようにUSB ProtocolをPHDCに設定して書き込んだところ、
以後PCとCYUSBS234評価ボードの接続ができなくなりました。
現状では私はPHDCのドライバを持っていないため、デバイスマネージャー上でもUSBの認識がされていません。
USB Protocolを初期設定のVendorに設定しなおして再度書き込むことができれば解決すると認識していますが、
USB接続ができないこの状態で、どうやって再度書き込みさせればよいでしょうか。
Show LessHi,
I am a beginner of using CY7C68013A. I have tried to use bulkloop example to test my CY7C68013A board. It can be run and connected to PC properly. Then, I try the cystream example, after I downloaded the complied hex file using Control Center. The board cannot be recognized as Cypress device in both the control center and cystreamer in PC, but the driver can run without problem.
How can I solve this? Thank you very much.
Best Regards,
Josh
Hi,
I have the CyUSBS234 devkit to test out Cypress' software support for USB-to-I2C bridges.
The devkit's userguide says I should use some tool to set the devkit (chip? doesn't say) into I2C mode.
But this tool is mentioned only in the chapter for "setting up on Windows". Also, I can find in the API only
functions to configure a I2C module, but not what this Windows GUI tools seems to do - i.e. changing some mode.
Does this mean the chip cannot be programmatically changed from I2C to SPI to UART mode, but
requires a Windows GUI tool to do this? Or did I just miss the part with the instructions for doing this over the Cypress USB stack?
I did get he CyUSBSerialTestUtility to see the chip, but instead of what the SDK README says here, i.e.:
$ CyUSBSerial
----------------------------------------------------------------------
Device Number | VID | PID | INTERFACE NUMBER | FUNCTIONALITY
----------------------------------------------------------------------
0 |4b4 |a | 0 | VENDOR_I2C
0 |4b4 |a | 1 | VENDOR_SPI
0 |4b4 |a | 2 | NA
----------------------------------------------------------------------
I'm seeing only NA as the functionality for each interface number.
If it was possible to switch modes run-time, surely the CyUSBSerialTestUtility could do this?
thanks,
kalle
Show LessHi ,
I'm new to CY7C68013A and try to do the example bulkloop to start.
After I load the bulkloop.hex into my board's ram ,the "USB Control Center" can NOT find the board anymore.
But I can still find my board "Cypress FX2LP Sample Device" through the windows device manager.
Can anyone give a hand?
Thanks.
I'm designing 68013 interface with FPGA using GPIF. FPGA work as slave FIFO.
CPU could send/read bulk data in need using GPIF
CPU could send/read control data in need (could I use GPIF, too ?)
FPGA could send control data by interrupt 68013.
but I have some questions need to make clear before I could start
1. how I could send control data using CTRL_WR wave form, like program trigger CTRL_WR waveform. CTRL data is 64 bytes. I planned to use ep1 to do this.
2. as above how to trigger bulk transfer for FIFO_WR/FIFO_RD ?
other questions:
3. could I use FPGA to make 68013 get into low power mode, or how 68013 could get into low power mode to save power ?
my design is send a data block to FPGA and then sleep for a while then wakeup again to transfer.
4. and, any way to interrupt 68013 to trigger CTRL_RD wave form and report to CPU via USB ?
Show LessI am trying to connect to a CY7C68013A on an Analog devices ADF4159 eval board using the CyUSB.dll .net library through Python. It appears that all functions work except XferData, which fails without giving me any useful information. I have attached the complete code. The return value for XferData is "False", while the value of endpt.LastError is 0 before running XferData and 87 after running XferData. Is there a way to understand what this error code means?
Show LessHello,
I looked at AN72845 and found a recommended land pattern for pins.
However, for thermal pads only the case of 6x6 was listed.
Please tell me about land pattern of thermal vias for CY7C65213-32LTXI(3.5x3.5) thermal pad.
Thanks,
Shimamura
Show LessI am currently using the c65215 on the CyUSB3Kit-003 to access the FX3, but have some questions regarding reset control:
The JTAG interface provides vendor commands for Read/Write/Enable and Disable. Does any of these affect the state of TRST#/pin 9?
Also, I would like to wire GPIO_15 (pin 10) to the RESET# line of the FX3, to be able to control reset from the C65215. This would allow better integration with OpenOCD which somewhat requires control of both SRST and TRST for reliable startup. Currently, I have to emulate a "reset halt" by keeping the Reset button pressed and entering a halt at the prompt.
AFAICS it should be possible to control the GPIO from openocd (given the right vendor requests are added to the openjtag driver).
Show LessFirst the applications find the FX2LP. Then I program RAM with the Control Center, using the Bulkloop firmware in the DVK. After Control Center reports "programming succeeded" the entry in the Windows Device Manager changes from "No EEPROM Device" to "FX2LP Sample Device", but Control Center does not find it afterwards anymore, and Bulkloop or Streamer application only find the Sample Device, but both do not show any Endpoints to choose from (same with CaConsole from the Suite 3.4.7).
This is a Windows 7 64 Bit Professional Dell E6230 Laptop. Similar results on a Windows 7 32 Bit Desktop PC.
Any Ideas how to fix this?
Show Less