P-FET dynamic specifications for CCG5/CCG5C

Announcements

Live Webinar: USB-C adoption. Simple & Cost-efficient solutions | April 18th @9am or 5pm CEST. Register now !

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
AlGi_4647181
Level 1
Level 1
5 replies posted 5 sign-ins First reply posted

Hello,

I am trying to find some good low-profile, low Rdson P-MOS to implement the SINK/SOURCE load switches for a USB C PD input supporting 5-20V @3A max using CCG5 and CCG5C.

The ones used in the "dual port notebook Application"  reference design (BSC030P03NS3GAUMA1) present your documentation are really bulky and support up to 100A, which is overkill in our application. In addition, it would be great to have some more specific info about the timing requirements (TonDelay, Rise time, Toff Delay, Fall time) of the Pmos in order to be "quick enough" to be able to:

- Successfully perform Fast Role Swap

- Protect the system from over-current/over-voltage

Doing a bit of research I have noticed that most of P-mos have a from 100-200 ns TonDelay+RT. Is this fast enough? Currently looking at these two models:

- Si5419DU-T1-GE3

- CSD75211W1723

Any thoughts on this? Any other suggestions?

Thank you.

Best regards,

Alberto

0 Likes
1 Solution
YiZ_31
Moderator
Moderator
Moderator
1000 replies posted 750 replies posted 500 replies posted

Hi Alberto,

Please refer to PD spec 7.1.13, time from the initial Sink detecting that VBUS has dropped below vSafe5V until the initial Sink/new Source is able to supply USB Type-C Current(tSrcFRSwap) is 150 us. You should keet the td+tr within this range.

Regards,
Eddie

View solution in original post

0 Likes
2 Replies
YiZ_31
Moderator
Moderator
Moderator
1000 replies posted 750 replies posted 500 replies posted

Hi Alberto,

Please refer to PD spec 7.1.13, time from the initial Sink detecting that VBUS has dropped below vSafe5V until the initial Sink/new Source is able to supply USB Type-C Current(tSrcFRSwap) is 150 us. You should keet the td+tr within this range.

Regards,
Eddie

0 Likes

Eddie,

thank you for your answer. Any specific P-MOS recommendation for a 3A application, small form factor?

Best,

Alberto

0 Likes