[CCG4] EOS issue

Announcements

Live Webinar: USB-C adoption. Simple & Cost-efficient solutions | April 18th @9am or 5pm CEST. Register now !

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
Ivan_Lee
Level 5
Level 5
Distributor - Zenitron(GC)
100 replies posted 5 likes given 100 sign-ins

We have a lot of PCBA board failures.

After FA analysis, the FA report result always is EOS in CCG4 Vddd / Vddio pins.

Do you have any suggestions to protection it ?? 

0 Likes
1 Solution
ShifangZ_26
Moderator
Moderator
Moderator
10 likes given 250 sign-ins 1000 replies posted

For CCG4 VDDD and VDDIO pin, I could like to recommend you follow below process:

For hardware design of VDDD and VDDIO pins, below Spec shall be followed:

ShifangZ_26_0-1624246576489.png

And the current could be limits to <100mA, since the active mode of CCG4 current will be about 30mA typically.  

 

Best Regards,

Lisa

View solution in original post

0 Likes
4 Replies
ShifangZ_26
Moderator
Moderator
Moderator
10 likes given 250 sign-ins 1000 replies posted

Hi Ivan,

Could you please kindly share the FA analysis to me in details?

Best Regards,

Lisa

0 Likes
Ivan_Lee
Level 5
Level 5
Distributor - Zenitron(GC)
100 replies posted 5 likes given 100 sign-ins

Can i give me email address ?

0 Likes
lock attach
Attachments are accessible only for community members.
Ivan_Lee
Level 5
Level 5
Distributor - Zenitron(GC)
100 replies posted 5 likes given 100 sign-ins

Please refer to attached FA report that removes customer info.

0 Likes
ShifangZ_26
Moderator
Moderator
Moderator
10 likes given 250 sign-ins 1000 replies posted

For CCG4 VDDD and VDDIO pin, I could like to recommend you follow below process:

For hardware design of VDDD and VDDIO pins, below Spec shall be followed:

ShifangZ_26_0-1624246576489.png

And the current could be limits to <100mA, since the active mode of CCG4 current will be about 30mA typically.  

 

Best Regards,

Lisa

0 Likes