PSoC™ Creator & Designer Forum Discussions
Dear Receiver,
Hi ~ I summarized my questions as the following...
1. In the attached figure 1, I have 5 projects and I would like to open them in the "workspace explore" at the same time.
But my PSoC Creator only allows me to open single project at one time. (please refer to the attached file 2)
every time I open a new one and the previous project will be closed automatically.
2. Besides, when I re-start my PSoC Creator every time, I always get an empty workspace (please refer to the attached file
3). No any other previous projects will be loaded automatically.
Could you please guide me how to correct them in the PSoC Creator ?!
Thank you so much.
Show LessHello.
I installed PSoC Creator 4.3 with PDL 3.1.3.
My device is CY8C6145AZI-S3F02 but I can not find it in Device Selector.
How can I create Bootloader + Bootloadable Application for this device?
The application shall use CAN componet
The application shall use I2C master component
Thanks
I use PSoC Creator 4.4 (4.4.0.80)
when I press the Programm Button, always "Select Debug Target" pop's up
So I need always 4 mouse clicks to program the Target.
Is there a way to program the target with 1 mouse click?
Regards
Matthias
Show Less
Hi,
is there a template available for custom component datasheet? There's an example file in the PSoC Creator installation directory, but this seems to be for component datasheets made by Cypress/Infineon. If I want to provide a custom component to the community including datasheet, I wonder how I have to handle trademarks etc.
Regards
Hi there,
I'm trying to make a custom component written in Verilog which uses a Control Register and Status Register for interacting with C firmware. However, the API for both the status and control registers aren't generated, but I've noticed this is not an issue when using the UDB Editor instead? I've included an example project which showcases the issue with the Control Register, the same happens when a Status Register is instantiated in the component's verilog (the status register API shown below is from the TopDesign schematic, not the custom component).
As shown below, the component contains a control register but the associated API is not generated.
I'm using PSoC Creator 4.4 and the target device is a PSoC 3.
Also, not quite related, but for the status and control registers there seems to be no include guard for either registers so they get defined multiple times if there are multiple components using them (or in the TopDesign)? I've gotten around this by removing the includes in my verilog when necessary. Is there an existing macro defined somewhere to ifndef the includes with in my own verilog files?
Thanks in advance!
Hello All,
I am trying to develop my module using CAN Communication Protocol, Here I am using CY8C4147AZI-S465 and for CAN Communication MCP2551. But it shows warning message and communication is not happen
I have attached my code and clock setting image belove.
Any Help will be highly appreciated
Regards,
LP
Show LessHello,
I'm trying to import a image classification into PSoC™ 62S2 Wi-Fi Bluetooth® pioneer kit (CY8CKIT-062S2-43012
).
In ML Configurator, all went right and I can generate some files.
However, before writing into the board, I need to build and it comes with the error:
I'm wondering if there's any way to solve this issue. Thanks for your help!
Show Less
Hello,
I have followed the example to create a bootloader and configured it for UART communication and removed the blue LED. I can build upload and run the project - everything works great!
My question is can the bootloader be optimised for size? Currently I am using 5397 bytes on the bootloader and my application is approaching 10000 bytes not leaving much overhead for the development I am still to do. The total flash size is 16384 bytes. It feels a bit off to me that the bootloader should take almost one third of available flash. Any advice or recommendations here would be greatly appreciated.
Thanks!
Will
Show LessHello,
I will start with attaching .ld files of bootloader (app0coreX_dfu.ld) and app1 (app1coreX_dfu.ld).
Each script is designed based on this code PSoC-6-MCU-Device-Related-Design
I am sending binary data of application via some custom protocol. The binary what I am sending is achieved by
@rem Copies the resulting linker file to a more accessible location for later merging
COPY "%OUTPUT_DIR%\%PRJ_NAME%%ELF_EXT%" "..\App1%ELF_EXT%"
@rem Populates the signature field of the application with a CRC
%CY_MCU_ELF_TOOL% -S %OUTPUT_DIR%\%PRJ_NAME%%ELF_EXT% CRC --output %OUTPUT_DIR%\%PRJ_NAME%%ELF_EXT% --hex %OUTPUT_DIR%\%PRJ_NAME%_premerge.hex
@rem Copies the signed application file to a more accessible location for later merging
COPY "%OUTPUT_DIR%\%PRJ_NAME%_premerge.hex" "..\App1.hex"
I know .elf and .hex. With the help of utility readelf I can display a variety of section information, including section sizes like this: readelf -e App1.elf. Based on this information and my linker_script.ld I am cutting of interesting things like this (ARM documentation)
@echo ----------------------------------------------
@echo Generating Binary file from Hex Intel file
@echo ----------------------------------------------
@REM # take ..\App1.hex address area 0x10040000-0x10080000 and subtract an offset of (minus)-0x10040000
@set INPUT_HEX="..\App1.hex"
@REM flash_app1_core0 - flash_app1_core1 = 0x10040000-0x10080000
@set APP1_FROM="0x10040000"
@set APP1_TO="0x10080000"
@REM offset of flash_app0_core0 + flash_app0_core1 = 0x10040000
@set OFFSET="-0x10040000"
@REM # generate a Binary file
@set OUTPUT_BIN="App1.bin"
srecord-1.63-win32\srec_cat.exe %INPUT_HEX% -Intel -crop %APP1_FROM% %APP1_TO% -offset %OFFSET% -o %OUTPUT_BIN% -Binary
Next I do upload the OUTPUT_BIN file via protocol to PSoC6 and then write down to memory, code example: Blocking-flash-write-row
Finally, I try to switch to app. I assume I cannot verify the application with DFU due to sending binary data between flash_app1_core0 and flash_app1_core1 so I just force to change to the selected application.
void switch_to_app(uint32_t appID)
{
do
{
Cy_SysLib_ClearResetReason();
} while (Cy_SysLib_GetResetReason() != 0);
Cy_DFU_ExecuteApp(appID);
}
I do check if data are valid by calculating simple checksum for binary file - in host side and PSoC6 - numbers are the same what mean it is validated.
Debugging this function I go to ...
21: int main(void)
22: {
0x1001036C push {r4, lr}
23: init();
0x1001036E ldr r4, [pc, #10] ; (10010380 <main+0x14>) <<<<<< HERE
of Disassembly and stops. The Call Stack:
sp = 0x00000000
lr = 0xFFFFFFFF
pc = 0x1600400C
Even after resume debugger, I see that this app is not working correctly. It should just blinks.
The question is, how do I correctly switch to selected app?
Thank you in advance for your help.
EDIT 1)
While loading app0_app1_merged.hex via PSoC Programmer 3.29.1 I am able to force switch app.
Show LessLadies and gentlemen!
I needed the PSoC (CY8c5888LTI-LP097) for a school project, but whenever I connect it to my PC, Windows tells me that it cannot find any drivers and does not read the device. Is there a way to get the drivers or could you help me with this problem?
Thanks in advance!
Show Less