- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I want basically the same thing, except with asynchronous set from input, and then output is ORed with input so the output pulse length is at least 1 clock cycle, up to the input pulse length. There's probably a simpler circuit with a flip-flop or something but I couldn't think of it. Similar to a retriggerable monostable multivibrator
Solved! Go to Solution.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You could write a small state-machine using an LUT component.
Alternatively build a new component using the UDB-Editor to create a state-machine in verilog. That's a new experience 😉
Bob
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You could write a small state-machine using an LUT component.
Alternatively build a new component using the UDB-Editor to create a state-machine in verilog. That's a new experience 😉
Bob
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This works: