PSoC™ 6 Forum Discussions
text.format{('custom.tabs.no.results')}
Hello,
Under general MTB environment settings, a successfully compiled project will generate a hex file. If you want to also generate a bin file at the same time, how should you set it up?!
Thanks!!
smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/PSoC-6/%E5%A6%82%E4%BD%95MTB%E7%92%B0%E5%A2%83%E4%B9%8B%E4%B8%8B%E7%94%A2%E7%94%9Fbin%E6%AA%94/td-p/687957
Show Less¡Hola Comunidad! me podría ayudar en lo siguiente. Tengo un servomotor MG90S con giro de 360° y no puedo hacerlo girar completamente, solamente 180° y quizás un poco más de un 10% que corresponde a los 2ms. Lo máximo de giro en % es de un 13.5% y de ahí comienza a girar solo sin tener control sobre la misma. Por otra parte no me lee valores de 0.5% por ejemplo ¿Qué debo configurar para poder lograr tener un control y un giro de 360° sobre mi servomotor? ¿O que me recomiendan hacer?. Utilice la placa CY8CPROTO-062-4343W y Eclipse IDE Modustoolbox. ¡¡Muchas gracias!!
Show LessHello,
I am working on a dual-core project for the PSoC62s4 chip. The cm0+ core generates a VGA video signal using a frame buffer, while the cm4 runs an emulator that renders graphics on the frame buffer in the cm0+ memory space (its address is passed to the cm4 through a shared memory location).
The VGA driver generates the signal through a main PWM timer that for each scanline starts a pixel clock counter that every cycle trig a single byte DMA transfer from the frame buffer to a GPIO port.
When the VGA driver starts and reads the graphics in the frame buffer (same domain cm0+ and memory range), the image is nice and clear. But when cm4 starts rendering graphics into the frame buffer(cm0+) the video image is shacking. Currently, there is a page-flipping technique so that the rendering area is different than the showing area.
I believe that the reading process performed by the DMA is influenced somehow by the writing process performed by cm4 core.
I was wondering if the arbitration of accesses to the SRAM can be programmed to give a priority to one core.
Show Lesshi Infineon:
we find cyhal_system_reset_device() can reset the mcu, but in cyhal_system.c we can't find the function body, but it can find in cyhal_system.h, so how can we use the soft reset in PSOC63 BLE Device? TKS;
Show Less¡Hola comunidad! como puedo incluir librerías de tercero en mi proyecto. Tengo los archivos .cy .h y al momento de depurar no me las tomas. Uso Eclipse IDE ModusToolbox 3.1. ¡muchas gracias!
Show LessHi,
I am working on a PSoC6 BLE project using the CY8CKIT-062-BLE module and PSoC Creator V4.4. The BLE is running in Central mode and connects to one Peripheral device. The peripheral device implements custom services and characteristics that supply data to the Central. The peripheral is also a CY8CKIT-062-BLE module, and its services have read and write properties enabled.
I have the basic PSoC6 Central device working in that I can discover the Peripheral devices and connect to them. However, I am struggling to understand how to implement the Client code to both read from and write in the custom service's characteristics. I can find many code examples for Server implementations, but very few for Client implementations.
Whenever I try to call the Cy_BLE_GATTC_WriteCharacteristicValue or the Cy_BLE_GATTC_ReadCharacteristicValue functions they always return CY_BLE_ERROR_INVALID_OPERATION.
I have followed the PSoC YouTube tutorial to set up the central with the workaround and have also tried moving the custom service from the Client GATT profile to the Service GATT profile but to no avail.
Show Less麻烦帮忙确认一下.ld文件中ram_app1这个LENGTH值应该如何设置,是否为可用RAM。当调整为3D800,调用到Cy_Flash_WriteRow()函数,返回CY_FLASH_DRV_ERR_UNC错误,看描述是要读Cy_Flash_GetExternalStatus()函数,读出来的值是0xF0000013。当调整为20000,Cy_Flash_WriteRow()函数可以正常使用。
Show LessHi PSoC Community,
After making a project using the BSP Assistant and creating a BSP with a MPN, where is the macro for the PSoC chip actually stored?
I.e. where is the macro for example of chip CY8C6036BZI_F04 stored so that when the header file cy_device_header.h is compiled will execute the #include "cy8c6036bzi_f04.h" line? (snippet of header below):
#ifndef _CY_DEVICE_HEADERS_H_
#define _CY_DEVICE_HEADERS_H_
#if defined (CY_DEVICE_COMMON)
#include "cy_device_common.h"
#elif defined (CY8C6036BZI_F04)
#include "cy8c6036bzi_f04.h"
#elif defined (CY8C6016BZI_F04)
#include "cy8c6016bzi_f04.h"
#elif defined (CY8C6116BZI_F54)
#include "cy8c6116bzi_f54.h"
#elif defined (CY8C6136BZI_F14)
#include "cy8c6136bzi_f14.h"
#elif defined (CY8C6136BZI_F34)
#include "cy8c6136bzi_f34.h"
#elif defined (CY8C6137BZI_F14) ....
Show Less