- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Is it possible to use a 48MHz (1% accuracy) clock from FLL with the USB device? We tried it and USB device works. A less accurate clock may cause packet loss, is it right?
In PSoC63 TRM USB host needs to be clocked with 48MHz and accuracy 0.25%. The USB device doesn't have a clock section in the TRM.
Regards
Ondrej
Solved! Go to Solution.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Ondrej,
Please refer to the post below. It refers how to use the FLL to drive the USB block.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Ondrej,
You can get a 48 MHz clock through proper settings in PSoC creator. I have attached the figure below (for psoc 63):
Can you please share screenshot of the settings you have made.
In PSoC 6 CLK_HF[3] is used for USB:
However, PSoC 63 does not have USB Component.
When the USB component is present in case of other PSoC 6 devices, USB SOF can be used to trim IMO in order to provide accuracy of +/-0.25 percent.
Best Regards
Ekta
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Dear Ekta,
we are using PLL to generate 150MHz system clock (150MHz isn't a strict requirement we can go with anything over 140MHz).
Is proposed FLL accuracy 2.4% (depicted in your screenshot) good enough for the USB device? It is greater than 0.25% required by the USB host. However, we cannot find clock requirements for the USB device (as mentioned in the main question). To be clear our product will only support USB device.
We are using PDL directly without PSoC Creator/Modus Toolbox which means that we can use the USB device on a PSoC63. We already know that USB is working but we aren't sure if FLL 2% accuracy is good enough and will not cause any issue in production.
Regards
Ondrej
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The USB specification governs the device clock accuracy of 12Mbps +/- 0.25% (2500ppm), see section 7.1.11 Data Signaling Rate (pg.159) of USB 2.0 specification for more details.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Ondrej,
Please refer to the post below. It refers how to use the FLL to drive the USB block.