PSoC™ 5, 3 & 1 Forum Discussions
text.format{('custom.tabs.no.results')}
I was trying to debug why my MiniProg3 not recognize by my Windows 10 pc and want to see this article:
http://www.cypress.com/?id=4&rID=45812
But the link breaks up with anything cypress.com after Infineon took over, I think. How to work around this?
Brian
Show LessHello,
I am developing an application that measures an unknown resistance on the PSoC 5lp Cy8CKIT-059. The problem I am encountering is accuracy. The requirement needed for this application is to measure a resistance within 0-100 Ohms and have it be within an Ohm of error. for example, if the unknown resistance is 70 Ohms and the readings are 69 Ohms or 71 Ohms then it is considered an inaccurate reading for my application.
the method I have implemented is a 4 wire Kelvin connection using an IDAC for the known current source and an ADC Delsig for measuring the voltage across the unknown resistor.
The results I am getting is still about 1.5 to 2 Ohms off from the desired resistance (77 ohms when it should be 75). I have configured the ADC to the high resolution low speed configuration and have the IDAC to the max current of 2.04 mA. I have also implemented an averaging function in the firmware to filter the ADC counts. I have attached my project for more details on the configuration and firmware.
Any help/advice in order to achieve the desired accuracy would be greatly appreciated!
Show Less
Downloaded PSOC DESIGNERsetup1-software-v01.00.
During install cyinstaller opens for installing Designer 5.1 and tries to connect to the internet and fails with "An error occurred while trying to download package information"
The PC I use has EDGE and also has the IE.app.
I don't know if cyinstaller is getting on the internet or is going to a non-working Cypress page ?
I do have PSOC Creator loaded and working and getting updates. I wanted to use Psoc Designer again since I still have PSoc1 hardware (Cy3209 and Cy3210)
Show LessHi,
We are using PSoC 5LP and for its ADC SAR component, there is a bypass pin that need to be assigned. What is the power on reset state of this pin? What is the pin's state after PSoC bootup? Seems there is no such things like Drive mode and Initial value for this pin.
Regards,
Yan
Show LessHello,
We are using PSoC 5LP and trying to figure the pin state at the beginning of PSoC power on and when PSoC is running stable. My questions are:
- Is the pin initial boot state (when power source connects to PSoC) configured by the Power-On Reset option?
- Is the pin operating termination state (after PSoC is fully bootup and code is running) configured by Initial Drive State option?
Thanks,
Yan
Show LessWe where using a CY8C5888LTI-LP097. We where unable to get those parts. So, we got some CY8C5868LTI-LP039 off of ebay.
I am struggling to flash the CY8C5868LTI-LP039. I am using the MiniProgrammer4 with a 10pin header. This was working with our old processer but not the CY8C5868LTI-LP039.
The programmer reports the correct part and is able to erases the flah. But not program the part.
I recompiled the project with the new part and got no errors and got a new hex file. I have been using the hex file the entire time.
Log from flash program:
Program Finished at 3:24:42 PM |
| FAILED! Unknown error
| Erase Succeeded
| JtagID: 2E 12 70 69
Program Requested at 3:24:40 PM |
Power On at 3:24:31 PM | MiniProg4 (CMSIS-DAP/BULK/110C14D101310400)
Anyone have any ideas as to what my issue could be.
Show LessI have been inventing a ultra low power IoT Bus network that will outperform RS485/UART power consumption to about 40 times at 125kbps, does not need crystal stabilized timing, is physical fault proof, e.t.c. I want the bus network to become open standard. I have made several tests and made UDB component that performs the transaction on datapath and gate array level. Currently I have only tested it on PSoC 5 but would also like to port it to PSoC 4 with less capable UDB. The first test production evaluation boards with PSoC 5 are in production. I am looking for engineers who are willing to evaluate and participate the bus network development. More info about the evaluation board can be found at Wired IoT Bus Evaluation Kit – Tauria OÜ and Energy Consumption by Wired Internet of Things – Tauria OÜ .
Feel free to comment and ask questions !
Show LessI need to transmit data from usb-to-spi-elite (rom) as a master to psoc5 cy8c5888lt-lp097 as a slave in spi protocol.
where can i find the address slave?
for exemple : i want to blink the blue led p2.1
what the data that i need to transmit?
thanks .
Show LessHello. Do somebody has an example of an interrupt based clock in C language for PSoC 5? The intention is not to use the uController on delays that ignores all the rest of the system, but to have all timed subrutines comparing the initial time of them and the present time to know if the time of their task has passed and need to stop. The clock gets the time dividing enough tics of an internal clock to get maybe uSeconds or what be needed and be possible, then the time variable is readed by each subroutine who need it.
One way could be to use a Real Time external Clock, but I think it could take too much time to read it.
Have a nice day
Luis
Show Less
Hi all,
I have a kind of unique problem that I'm hunting for solutions on.
I'm using a PSoC5LP as a COM Express carrier board controller, handling ATX power sequencing as well as other low-level functions. One of the features of this carrier board controller is the ability to be loaded via bootloader from the host COM Express module OS. I have the process of loading working correctly. The bootloader is entered when a certain button combination is held while DC power is applied to the system. But one little gotcha is the reset/jump to application after the loading is complete (with either a pass or a fail).
The issue is that when a load fails partway through, or completes successfully, there is no way to actually tell the result on the host OS because the system immediately resets (since the PSoC5 is controlling the ATX power sequencing). A reset of the PSoC results in cutting power to the COM Express module as it restarts.
What I'm looking for is a way to either delay or entirely prevent the bootloader from automatically jumping to the application after it completes in order to allow the status to be communicated back to the user, or in the case of a successful load, allow the user to cleanly shut down the COM Express OS before manually cycling power to return to normal operation.
The only way I've come up with is to manually insert a delay before the CySoftwareReset() calls in the API functions such as Bootloader_Exit()/CyBtldr_CheckLaunch()/Bootloader_LaunchApplication(), etc. If I want to prevent jumping to the application entirely I could just remove the CySoftwareReset() calls. This is not ideal since as soon as code is regenerated for any reason, these modifications will presumably be removed. One option could be to make these changes then use the "Suppress API Generation" option in the Bootloader module settings to lock it in place.
Are there any other options I'm missing? Would I basically be stuck with the plan above or could there be a cleaner way to accomplish what I'm looking to do?
Thanks in advance for the input!
Show Less