Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

PSoC™ 5, 3 & 1 Forum Discussions

NaSa_2423976
PSoC™ 5, 3 & 1
Please see attached the File.About resources of UDB, when using Counter.Before using Counter, the UDB resources looks like enough resource.But adding ... Show More
LeYu_281131
PSoC™ 5, 3 & 1
My project uses I2C component but changed "BufSize" from 8bytes to 16bytes.when I use I2C, It works well for few secones to few minutes.but after that... Show More
NaSa_2423976
PSoC™ 5, 3 & 1

Can I use Trigonometric functions of Verilog for 'UDB'?

If Yes, could you show us example.

RoBo_1072491
PSoC™ 5, 3 & 1
I have a Standard I2C Slave block functioning, but need to add Capsense and Capsense Tuner. Tuner requires an EZI2C Block, but I get a placement error... Show More
RaSh_3782726
PSoC™ 5, 3 & 1
Input power
solved msg Solved
HI,Hello I want to input power in cy8ckit-059 without using USB or miniprog kit.Which Pin is input power pin?Is the right side of usb VDD/GND or else?... Show More
jotic_1250681
PSoC™ 5, 3 & 1
I need to put a few lines of code in an interrupt service routine (ISR) to print the value in a variable at the time of the interrupt.  Timing is not ... Show More
jatoc_2882171
PSoC™ 5, 3 & 1
Using MiniProg 3 to program PSOC1. Component "TVS" on MiniProg3 unit burned out on second day of use. Looking to find possible reason this would have ... Show More
shshc_1202156
PSoC™ 5, 3 & 1
In fact this design is absolute,but i want to work on it so that get some insight to analog input sensing and PWM and controlling IGBT and capsense.an... Show More
shyuc_4247356
PSoC™ 5, 3 & 1
I am trying to send some data from one I2C master to one non-exist I2C slave on the bus.the I2C bus only has one master and the SDA/SCL lines have bee... Show More
ranac_286331
PSoC™ 5, 3 & 1
There is no configuration for Capture mode in the PWM_Init() function, there does not seem to exist any bits in the Control register to configure the ... Show More
Forum Information

PSoC™ 5, 3 & 1

The PSoC™ 5LP, PSoC 2 and PSoC 1 Forum discusses - 24-bit Digital Filter Block (DFB), 24 UDBs, DMA controller and integrating AFE, digital logic with user interface ICs with an Arm Cortex-M3 CPU solutions.