Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

PSoC™ 5, 3 & 1 Forum Discussions

jotic_1250681
PSoC™ 5, 3 & 1
While trying to create the HID Keyboard example in AN58726 I encountered a few problems:1.  Figure 14.  It would help to have the I/O pin assignments ... Show More
GaSe_2845711
PSoC™ 5, 3 & 1
Hey Community!I know that PSoC5 supports only USB 2.0 component but when I plug in a USB 3.0 (cable and connector on the other end) the speed does cha... Show More
KeTa_1875721
PSoC™ 5, 3 & 1
uart
solved msg Solved
using a CY8C28413-24I have 1 uart addedWant to make P1.5 RX pin, P1.7 TX pin.Designer version 5.4 does not want to make this connection..so why not?Ke... Show More
joli_601446
PSoC™ 5, 3 & 1
Hello, I am interfacing with a 16-port GPIO expander using SPI on the PSOC5. I am using a Master SPI and am able to program the GPIO expander using th... Show More
RaSh_3782726
PSoC™ 5, 3 & 1
HI all,In 059 kit have only one uart?12.6 and 12.7 ?Is there any another pin is assigned for Rx Tx ? Show More
RaAl_264636
PSoC™ 5, 3 & 1
Hi,I want to transfer data from UDB => FIFO => D0/D1 registers. In the 5LP reference manual, the description of the Fx_LD and Dx_LD signals is not cle... Show More
icyoc_1313231
PSoC™ 5, 3 & 1

Is the reset signal reset FIFO data?

There are four FIFO data, is there always data in it?

niprc_2224616
PSoC™ 5, 3 & 1
Hi,I was running into performance issues on one of my slower ISRs (1ms).  I started commenting out some of the newer status checks and I noticed that ... Show More
NaSa_2423976
PSoC™ 5, 3 & 1
Please see attached the File.About resources of UDB, when using Counter.Before using Counter, the UDB resources looks like enough resource.But adding ... Show More
LeYu_281131
PSoC™ 5, 3 & 1
My project uses I2C component but changed "BufSize" from 8bytes to 16bytes.when I use I2C, It works well for few secones to few minutes.but after that... Show More
Forum Information

PSoC™ 5, 3 & 1

The PSoC™ 5LP, PSoC 2 and PSoC 1 Forum discusses - 24-bit Digital Filter Block (DFB), 24 UDBs, DMA controller and integrating AFE, digital logic with user interface ICs with an Arm Cortex-M3 CPU solutions.