PSoC™ 5, 3 & 1 Forum Discussions
Hi,
I want to design a hardware which can output Multiple SYNCHRONIZED clocks at low and high frequencies (from KHz to MHz) to particular unit. On successfully doing this I’ll able to get analog data from that unit which I want to convert into digital and acquire to pc through USB interface.
As I am new to psoc environment, please let me know is it possible to perform above task with only PSOC5?
Can I generate multiple synchronized clocks of different frequencies from PSOC5’s PLL and ILO?
I am attaching block diagram here for reference.
Show LessHi!
I've been trying to use a 32th order Biquad Filter with custom coefficients. The problem is: when I insert the coefficients, I always get this warning message and the gain always decrease drastically (the max gain I have in Matlab is around 60 dB):
I've tried to apply an extra gain of 512 on Matlab and then add the coefficients back to the PSoC's Filter component but the final coefficients always end up being the same.
Also tried to change the Filter gain field on the filter configuration and the best I can get is a warning message saying "Apply an extra gain of 4 to the output..." when I insert -40dB.
The ideal maximum magnitude for this filter should actually be 0dB.
Is there anything I can do to solve this?
Thank you for your time!
Here are the coefficients:
1.00000000000000000
-0.11192647514720599
-0.96400443471863961
1.79163424055402440
0.92982899876558123
1.00000000000000000
-2.24203614838599790
2.17322168585312080
1.68252869498239370
0.76439563029127555
1.00000000000000000
-2.24599893622682690
1.31689168545892430
1.59300678878682870
0.92901713574616163
1.00000000000000000
-2.21069668985065440
1.42672842689078520
1.21113217488843980
0.80278561343587485
1.00000000000000000
-1.91031505635589170
1.44839673306603570
0.99465560621173310
0.80015259944525829
1.00000000000000000
-1.23701129406327090
1.33063929311793490
0.71678376382657638
0.78953750732639350
1.00000000000000000
-0.70854263959669983
1.35256218638642680
0.42002401727429584
0.75740979983927870
1.00000000000000000
-0.20781590295483104
1.33699786755327100
-1.83481164406594650
0.85583880865987827
1.00000000000000000
0.26010818929679075
1.30361896696455930
-1.75423156229973070
0.82428444216707253
1.00000000000000000
0.67684675423056018
1.26442830348144520
-1.59078924864704160
0.75095935950944503
1.00000000000000000
1.03365772591368170
1.22600881036990410
-1.36467690199077120
0.68844485592134430
1.00000000000000000
1.33731582414228180
1.19575231305313650
-1.12321177460803320
0.66203231012970232
1.00000000000000000
1.60539801990629010
1.18508704989970680
-0.83114238830183185
0.65809300876485277
1.00000000000000000
1.77375037199429600
1.10402308434488190
-0.54417999820749918
0.67893014845428623
1.00000000000000000
1.92262796766950350
1.15250494675583730
-0.21700177082596878
0.69786463424171374
1.00000000000000000
1.93985787185066720
0.98967728998483706
0.09589880946769032
0.73321518013835052
Show LessI took my Kit-059 and reprogrammed the KitProg to MY application using the KitProg bootloader. That works!.
However when I try to reprogram the KitProg back to PSoC 5LP Factory Program Restore, it does not return to KitProg program/debug functionality with a PSoC target PCB.
I followed the instructions for both the "8.2.1.1 Restore PSoC 5LP Factory Program Using PSoC Programmer" and "8.2.1.2 Restore PSoC 5LP Factory Program Using Bootloader Host Tool". In both cases, the bootloadable firmware indicated successful programming and verification. However, once completed, the KitPRog would not be recognized by Creator or Programmer as a programming or debugging device.
The KitProg does not show up in Device Manager.
I can successfully reload my application into the KitProg bootloader and it appears to respond correctly.
Without better evidence, once I program the factory KitProg back in, the PNP parameters of VID = 04B4 and PID = F139 do not show up. I do know that the USB interface on the KitProg is working because I use it for my bootloaded application.
Len
Show LessI have a CY8C24794-24LFXI chip that I plan on reading and writing a program to, and it's not clear to me on how to accomplish that based on what seen from the Cypress product line/
As I understand it, the CY3217-MiniProg1 interfaces with my PC, and it is plugged into a 4 pin header on the CY3214-PSoCEvalUSB PSoC CapSensePLUS. From there I should be able to use the provided software to interface with a CY8C24794-24LFXI PSoC.
What I don't understand is how I connect the PSoC to the development/prototyping board. From the screenshot here, it looks as though there is a PSoC soldered directly onto the development board. What I need to be able to do is to connect a CY8C24794-24LFXI to the MiniProg1, write or read it's data, then disconnect and solder to my PCB. How can I accomplish this? Is there a socket or breakout board I need to use? Is there a socket on the development board I don't know about? I honestly won't need a full prototyping or development kit, I really just need a way to read and write to the chip.
I'd appreciate any insight into how to use these tools, thank you!
Show LessThe maximum packet size of the endpoint is 64 bytes in the CDC interface of the USBFS component. If the received data may exceed 64 bytes, is it impossible to process the data received by the endpoint interrupt? Is it necessary to process the receive buffer by polling if the receive string exceeds 64 bytes?
Show LessHi,
We would like to confirm the rewriting of NVL.
It is necessary to set GPIO low after POR.
Therefore, We set the reset tab of Configure 'Pin' to "Pulled-Down" and wrote the program.
GPIO goes low after POR as expected.
We know that NVL has a rewrite endurance value.
Endurance of Non-volatile Latches (NVL) in PSoC 3/5
In order not to rewrite the information of the NVL set in the pull-down,
When overwriting, it was set the reset tab of Cofigure 'Pin' to "Don't Care".
Operation was confirmed after setting to "Don't Care".
Then it looks like the pin is set to Hi-Z. Not Low.
Should we always write with the Configure 'Pin' settings "Pulled-Down"?
If it is necessary to always write using "Pull-Down" settings, does the rewrite endurance value always decrease every time?
We were aware that the "Don't Care" setting did not rewrite the NVL information, but it seems to be different when we confirm for the pin operation.
Regards,
Show LessI am changing a project from arduino to psoc 5lp. The project uses APA102 leds. Would anyone have example code or be able to point me towards resources for getting these working?
Show LessHi there,
i am using current sensor (LSTR) that translate current into voltage, most of the reading is between 2.5 - 3.125
thank's
Michael
Show Less*I posted a question similar to this the other day but I created as a new thread because I thought that this question didn't related UDP directly.
I want to capture 48kHz(6.144 MHz) S/PDIF audio signals by PSoC 5LP(CY8CKIT-059). So I created a circuit to synchronize a signal using 12.288Mhz crystal. It should be able to obtain correct data every 2 bits at least theoretically because the base clock is just twice as fast as an audio signal.
(*Pin_2 is for verification by logic analyzer)
This is the result received from my custom component. (1 is high / 0 is low on every clock)
Looking at this, PSoC often seems to skip(not out of position) clock edges. This was not improved by changing a clock source from XTAL to Digital Input(with a crystal oscillator).
This is a full project(OneDrive). There are many options such as "High impedance digital / Strong drive" for pin assignment, so it is difficult for me to find the best option. Please tell me how to create a circuit or settings to receive an accurately clock.
Show Lesshi
I can not use the same hex file for programming Cy8c5666 and cy8c5667
do you know a solution for the issue. the customer what ONLY one file for programming
Show Less