Announcements
IMPORTANT: Cypress Developer Community is transitioning on October 20th. To learn more and be prepared for this change, check out our latest announcement.
cancel
Showing results for 
Search instead for 
Did you mean: 

PSoC 5, 3 & 1 MCU

Anonymous
Not applicable

My best guess would be time from I2C write to output pin valid.

But 2.485 ms for that seems horribly slow..

0 Likes
3 Replies
SampathS_11
Moderator
Moderator

2.485 ms is the worst case maximum IO Access time.

Thanks,

Sampath

0 Likes
Anonymous
Not applicable

Thanks for replying. But that doesn't define what "IO Access time" refers to...

- time for chip to ACK an I2C request....???

- time for chip to read a pin (and consequent response delay to an I2C read request)...?

- time for chip to write to pin (after having received a port set command)..??

- ...

0 Likes
SampathS_11
Moderator
Moderator

IO Access Time means

- time for chip to read a pin from start of I2C packet to end of I2C packet with clock stretching required to perform a port read

- time for chip to write to pin from start of I2C packet to end of I2C packet with clock stretching required to perform a port write

Thanks,

Sampath

0 Likes