Showing results for 
Search instead for 
Did you mean: 

PSoC 5, 3 & 1 MCU

Not applicable

I run across this problem on some of my PSOC 4 and PSOC 5 designs.  Usually I slightly change the processor clock speed and problem goes away.


I am currently trying to setup a clock for 2 ( 32 bit counters ) and a status register.  The value of the timer would be on the order of 1 khz.  I get a setup warning on the clock.  Not sure what the warning is about and not sure how to systematically solve or handle this warning.

2 Replies
Honored Contributor II
        Timing violation warning indicates that propagation delay of the digital signal may result in phase mismatch. Clicking on the warning opens HTML report with some more detailed information. Usual steps is to reduce system BUS_CLOCK. Other helpful step is to reduce operation temperature in the System tab from -40÷80 to 0÷80.